

RECEIVED
CENTRAL FAX CENTER

FEB 15 2007

REMARKS

The claim status identifiers follow the Advisory Action.

The new claims prevent a final action.

It still remains the applicant's position that the bootstrap circuit 15 of the Berringer, et al. patent is in the wrong place to heighten the input impedance of the output circuit 19 that generates an output voltage to a load 53 from an input voltage delayed by the delay circuit 21, 22, as claimed.

The claimed output circuit has its input voltage delayed by the delay circuit. Therefore, in the Berringer, et al. patent, the output circuit must be on the right in Fig. 1, because the Action correctly finds the delay circuit 21, 22 in the middle. If the bootstrap circuit 15 heightens the input impedance from 38 as suggested in the interview, this would heighten the input impedance to the output circuit 19 on the right, but not of the output circuit, as claimed.


Of and to may be short words but they are not without meaning. Only the latter excludes the earlier-in-series impedance increase of the patent.

In any event, speculation on the Berringer, et al. circuit from the drawing is misplaced in view of the contrary description in column 5, lines 20-41, that its bootstrap circuit is an input current supply, which is not an impedance heightener, as claimed.

Speculative modeling premised on unstated assumptions in prior art patent drawings cannot be the basis for challenging the validity of patent claims. See, *Ron Nystrom v. Terex Company Inc. and Terex Company, LLC*, 76 USPQ2d 1481 (Fed. Cir. 2005).

Reconsideration and allowance are, therefore, requested.

Respectfully submitted,



William R. Evans
c/o Ladas & Parry LLP
26 West 61st Street
New York, New York 10023
Reg. No. 25858
Tel. No. (212) 708-1930